Charlie Chen (陳慶裕)·Aug 19[FPGA - 3] LiteFury XC7A100T 第一個 Vivado 測試 Project — XADC 溫度監控接下來建議先不要動原本 LiteFury 的 FPGA 程式。我們先建立第一個 Vivado 測試 Project，確認正確的 XC7A100T 型號/package、LiteFury pin constraints（XDC）與原廠 bitstream…
Abdul Aleem·May 25Streaming Transformer Attention on a Budget FPGA: Achieving 5.6xAuthor: Abdul Aleem FPGA Development, Hardware-Software Co-Design, and Edge AI Accelerators
Msridharansundaram·Dec 19, 2025FPGA vs GPU: When Hardware Acceleration Actually MattersLessons from deploying a VGG network on both platforms — and why the results surprised me
Ampheo·Dec 15, 2025The use of Xilinx FFT IP coreXilinx (AMD) FFT IP core is easiest to use when you treat it as an AXI4-Stream “frame processor”: you stream in N complex samples (one…
Iqrajawad·Nov 23, 2025Design and Synthesis of the RV32I Datapath in Verilog (Vivado)Building a CPU might sound scary at first, but it’s actually a lot like putting together a LEGO set — one block at a time. While working…
Shahzaib Ahmed·Nov 16, 2025How to Build a Real-Time Whac-A-Mole Game on an FPGA?A Verilog guide to Finite State Machines, timers, and creating pseudo-randomness with Linear Feedback Shift Registers (LFSRs).
Ampheo·Oct 13, 2025What are SW10 switches on FPGA?SW10 switches on an FPGA typically refer to a bank of 10 physical slide or dip switches that are commonly found on FPGA development boards…
Ampheo·Sep 9, 2025How to use LUT table to implement combinational logic in FPGA？Here’s a clear, hands-on way to think about (and use) LUTs for combinational logic on an FPGA.
![[FPGA - 3] LiteFury XC7A100T 第一個 Vivado 測試 Project — XADC 溫度監控](https://webproxy.poorya-velaei-d67.workers.dev/https://miro.medium.com/v2/resize:fill:160:106/1*0-3wuepMIVFJhrg5BSz3UQ.png)
![[FPGA - 3] LiteFury XC7A100T 第一個 Vivado 測試 Project — XADC 溫度監控](https://webproxy.poorya-velaei-d67.workers.dev/https://miro.medium.com/v2/resize:fill:320:214/1*0-3wuepMIVFJhrg5BSz3UQ.png)
