Embedded Systems

Fpga

Explore recommended reads, summarized by AI

FPGA Technology and Applications

Explorations of field-programmable gate array architecture, design principles, and uses in computing systems.

FPGA Architecture and Implementation

Popular this week

csjo logicion

Fixed-Point Arithmetic in Verilog: A Beginner’s Guide to Representing Fractions in Hardware

csjo logicion

Round-Robin Arbiters in Verilog: A Beginner’s Guide to Fair Resource Sharing

csjo logicion

The FPGA Design Flow Explained: From RTL to Bitstream

Deeptiman Pattnaik

FPGA: Programming an FPGA with Verilog, Simulation, and Hardware Verification

Krishmalikus

Small Models, Big Egos: Scaling DepthViT from 165K to 22M Parameters

Latest stories

Bvsrvaibhav

Beyond FPGA Reports: Building Silver to Make Hardware Design Analysis More Understandable

Pande Tresna

Paint-by-Numbers for AI Chips

Ethan Christopher

Combinational Logic Application with VHDL: Laboratory Entry and Security Control System — Part 6

Sean Galloway

When Should a DMA’s FSM Become a Processor?

Ethan Christopher

4-Bit Arithmetic Logic Unit (ALU) Design Using VHDL — Part 5

See more stories

Who to follow

Popular this week

csjo logicion

Fixed-Point Arithmetic in Verilog: A Beginner’s Guide to Representing Fractions in Hardware

csjo logicion

Round-Robin Arbiters in Verilog: A Beginner’s Guide to Fair Resource Sharing

csjo logicion

The FPGA Design Flow Explained: From RTL to Bitstream

Deeptiman Pattnaik

FPGA: Programming an FPGA with Verilog, Simulation, and Hardware Verification

Krishmalikus

Small Models, Big Egos: Scaling DepthViT from 165K to 22M Parameters

Latest stories

Bvsrvaibhav

Beyond FPGA Reports: Building Silver to Make Hardware Design Analysis More Understandable

Pande Tresna

Paint-by-Numbers for AI Chips

Ethan Christopher

Combinational Logic Application with VHDL: Laboratory Entry and Security Control System — Part 6

Sean Galloway

When Should a DMA’s FSM Become a Processor?

Ethan Christopher

4-Bit Arithmetic Logic Unit (ALU) Design Using VHDL — Part 5

See more stories

Who to follow